

## 20V N-Channel Enhancement-Mode MOSFET

**RDS(ON), V<sub>gs</sub>@1.8V, I<sub>ds</sub>@2.0A = 75mΩ**

**RDS(ON), V<sub>gs</sub>@2.5V, I<sub>ds</sub>@3.5A = 38mΩ**


**RDS(ON), V<sub>gs</sub>@4.0V, I<sub>ds</sub>@4.5A = 30mΩ**

**RDS(ON), V<sub>gs</sub>@4.5V, I<sub>ds</sub>@4.5A = 28mΩ**

**RDS(ON), V<sub>gs</sub>@10V, I<sub>ds</sub>@5.0A = 25mΩ**

### Features

- Advanced trench process technology
- High Density Cell Design For Ultra Low On-Resistance
- High Power and Current handling capability
- Ideal for Li ion battery pack applications



### Maximum Ratings and Thermal Characteristics (T<sub>A</sub> = 25°C unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V <sub>DS</sub>	20	V
Gate-Source Voltage	V <sub>GS</sub>	±12	
Continuous Drain Current <sup>1</sup>	I <sub>D</sub>	6	A
Pulsed Drain Current <sup>2</sup>	I <sub>DM</sub>	20	
Maximum Power Dissipation <sup>B</sup>	P <sub>D</sub>	2	W
		1.28	
Operating Junction and Storage Temperature Range	T <sub>j1</sub> T <sub>stg</sub>	-55 to 150	°C
Junction-to-Ambient Thermal Resistance (PCB mounted) <sup>3</sup>	R <sub>OUA</sub>	62.5	°C/W

Note: 1. Fused current that based on wire numbers and diameter

2. Repetitive Rating: Pulse width limited by the maximum junction temperature

3. 1-in<sup>2</sup> 2oz Cu PCB board




## ELECTRICAL CHARACTERISTICS





Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
<b>Static</b>						
Drain-Source Breakdown Voltage	$BV_{DSS}$	$V_{GS} = 0V, I_D = 250\mu A$	20			V
Drain-Source On-State Resistance	$R_{DS(ON)}$	$V_{GS} = 1.8V, I_D = 2.0A$		53.0	75.0	$m\Omega$
Drain-Source On-State Resistance	$R_{DS(ON)}$	$V_{GS} = 2.5V, I_D = 3.5A$		30.0	38.0	
Drain-Source On-State Resistance	$R_{DS(ON)}$	$V_{GS} = 4.0V, I_D = 4.5A$		23.0	30.0	
Drain-Source On-State Resistance	$R_{DS(ON)}$	$V_{GS} = 4.5V, I_D = 4.5A$		22.0	28.0	
Drain-Source On-State Resistance	$R_{DS(ON)}$	$V_{GS} = 10V, I_D = 5.0A$		20.0	25.0	
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{GS}, I_D = 250\mu A$	0.5	0.75	1	V
Zero Gate Voltage drain Current	$I_{DSS}$	$V_{GS} = 20V, V_{DS} = 0V$			1	$\mu A$
Gate Body Leakage	$I_{GSS}$	$V_{GS} = \pm 12V, V_{DS} = 0V$			$\pm 100$	nA
<b>Dynamic<sup>3</sup></b>						
Total Gate Charge	$Q_G$	$V_{DS} = 10V, I_D = 6A$ $V_{GS} = 4.5V$		6.24	8.11	nC
Gate-Source Charge	$Q_{GS}$			1.64	2.13	
Gate-Drain Charge	$Q_{GB}$			1.34	1.74	
Tum-On Delay Time	$T_{d(on)}$	$V_{DD} = 10V, I_D = 6A$ $I_D = 1A, V_{GS} = 4.5V$		10.4	20.8	ns
Tum-On Rise Time	$T_r$			4.4	8.8	
Tum-Off Delay Time	$T_{d(off)}$			27.36	54.72	
Tum-Off Fall Time	$T_f$			4.16	8.32	
Input Capacitance	$C_{iss}$	$V_{DS} = 8V, V_{GS} = 0V$ $f = 1.0MHz$		522.3		pF
Output Capacitance	$C_{oss}$			98.48		
Reverse Transfer Capacitance	$C_{rss}$			74.69		
<b>Source-Drain Diode</b>						
Max.Diode Forward Current	$I_S$				1.7	A
Diode Forward Voltage	$V_{SD}$	$I_S = 1.7A, V_{GS} = 0V$		0.74		V






Note: Pulse test: pulse width <= 300us, duty cycle<= 2%

3. Guaranteed by design; not subject to production testing



## Typical Characteristics Curves ( Ta=25°C, unless otherwise note )





**Fig. 10 Normalized Thermal Transient Impedance Curve**

